3.3 V 16-bit edge-triggered D-type flip-flop; 3-stateRev. 07 — 22 March 2010Prode

**Product data sheet** 

### 1. General description

The 74LVT16374A; 74LVTH16374A are high performance BiCMOS products designed for  $V_{CC}$  operation at 3.3 V.

This device is a 16-bit edge-triggered D-type flip-flop featuring non-inverting 3-state outputs. The device can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (nCP), the nQn outputs of the flip-flop take on the logic levels set up at the nDn inputs.

### 2. Features and benefits

- 16-bit edge-triggered flip-flop
- 3-state buffers
- Output capability: +64 mA and -32 mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5 V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion and extraction permitted
- Power-up reset
- Power-up 3-state
- No bus current loading when output is tied to 5 V bus
- Latch-up protection:
  - JESD78B Class II exceeds 500 mA
- ESD protection:
  - HBM JESD22-A114F exceeds 2000 V
  - MM JESD22-A115-A exceeds 200 V




3.3 V 16-bit edge-triggered D-type flip-flop; 3-state


### 3. Ordering information

Table 1. Ordering i	nformation							
Type number	Package							
	Temperature range	Name	Description	Version				
74LVT16374ADL	–40 °C to +85 °C	SSOP48	plastic shrink small outline package; 48 leads; body width 7.5 mm	SOT370-1				
74LVT16374ADGG	–40 °C to +85 °C	TSSOP48	plastic thin shrink small outline package;	SOT362-1				
74LVTH16374ADGG			48 leads; body width 6.1 mm					
74LVT16374AEV	–40 °C to +85 °C	VFBGA56	plastic very thin fine-pitch ball grid array package; 56 balls; body $4.5 \times 7 \times 0.65$ mm	SOT702-1				
74LVTH16374ABQ	–40 °C to +85 °C	HXQFN60U	plastic thermal enhanced extremely thin quad flat package; no leads; 60 terminals; UTLP based; body $4 \times 6 \times 0.5$ mm	SOT1134-1				


### 4. Functional diagram



3.3 V 16-bit edge-triggered D-type flip-flop; 3-state



### 5. Pinning information




### 5.1 Pinning

All information provided in this document is subject to legal disclaimers.

74LVT LVTH16374A 7

# 74LVT16374A; 74LVTH16374A

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state



3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

### 5.2 Pin description

Symbol	Pin			Description
	SOT370-1 and SOT362-1	SOT702-1	SOT1134-1	-
1 <u>0E</u> , 2 <u>0E</u>	1, 24	A1, K1	A30, A13	output enable input (active LOW)
1CP, 2CP	48, 25	A6, K6	A29, A14	clock input
1Q0 to 1Q7	2, 3, 5, 6, 8, 9, 11, 12	B2, B1, C2, C1, D2, D1, E2, E1	B20, A31, D5, D1, A2, B2, B3, A5	data output
2Q0 to 2Q7	13, 14, 16, 17, 19, 20, 22, 23	F1, F2, G1, G2, H1, H2, J1, J2	A6, B5, B6, A9, D2, D6, A12, B8	data output
GND	4, 10, 15, 21, 28, 34, 39, 45	B3, D3, G3, J3, J4, G4, D4, B4	A32, A3, A8, A11, A16, A19, A24, A27	ground (0 V)
V <sub>CC</sub>	7, 18, 31, 42	C3, H3, H4, C4	A1, A10, A17, A26	supply voltage
1D0 to 1D7	47, 46, 44, 43, 41, 40, 38, 37	B5, B6, C5, C6, D5, D6, E5, E6	B18, A28, D8, D4, A25, B16, B15, A22	data input
2D0 to 2D7	36, 35, 33, 32, 30, 29, 27, 26	F6, F5, G6, G5, H6, H5, J6, J5	A21, B13, B12, A18, D3, D7, A15, B10	data input
n.c.	-	A2, A3, A4, A5, K2, K3, K4, K5	A4, A7, A20, A23, B1, B4, B7, B9, B11, B14, B17, B19	not connected

## 6. Functional description

#### Table 3. Function table<sup>[1]</sup>

Operating mode	Input			Internal register	Output
	nOE	nCP	nDn		nQ0 to nQ7
Load and read register	L	<b>↑</b>	I	L	L
	L	↑	h	Н	Н
Hold	L	NC	Х	NC	NC
Disable outputs	Н	NC	Х	NC	Z
	Н	↑	nDn	nDn	Z

[1] H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the HIGH-to-LOW clock transition;

NC = no change;

X = don't care;

Z = high-impedance OFF-state;

 $\uparrow$  = LOW-to-HIGH clock transition.

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

### 7. Limiting values

#### Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Parameter	Conditions	Min	Max	Unit
supply voltage		-0.5	+4.6	V
input voltage		<u>[1]</u> –0.5	+7.0	V
output voltage	output in OFF-state or HIGH-state	[1] -0.5	+7.0	V
input clamping current	V <sub>I</sub> < 0 V	-50	-	mA
output clamping current	V <sub>O</sub> < 0 V	-50	-	mA
output current	output in LOW-state	-	128	mA
	output in HIGH-state	-64	-	mA
storage temperature		-65	+150	°C
junction temperature		[2] _	150	°C
total power dissipation	$T_{amb}$ = -40 °C to +85 °C			
	(T)SSOP48 package	[3] _	500	mW
	VFBGA56 and HXQFN60U package	<u>[4]</u> _	1000	mW
	supply voltage input voltage output voltage input clamping current output clamping current output current storage temperature junction temperature	$\begin{tabular}{ c c c c } & supply voltage & & & & & & & & & & & & & & & & & & &$	supply voltage-0.5input voltage[1] -0.5output voltageoutput in OFF-state or HIGH-state[1] -0.5input clamping current $V_1 < 0 V$ -50output clamping current $V_0 < 0 V$ -50output currentoutput in LOW-state-output currentoutput in HIGH-state-64storage temperature-65[2] -total power dissipation $T_{amb} = -40 \ ^{\circ}C$ to +85 \ ^{\circ}C[3] -VFBGA56 and[4] -	supply voltage-0.5+4.6input voltage11-0.5+7.0output voltageoutput in OFF-state or HIGH-state11-0.5+7.0input clamping current $V_1 < 0 V$ -50-output clamping current $V_0 < 0 V$ -50-output currentoutput in LOW-state-128output currentoutput in HIGH-state-64-storage temperature-65+150junction temperatureImage: Image: Im

[1] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

[2] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability.

[3] Above 60 °C the value of  $\mathsf{P}_{tot}$  derates linearly with 5.5 mW/K.

[4] Above 70 °C the value of  $P_{tot}$  derates linearly with 1.8 mW/K.

### 8. Recommended operating conditions

#### Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC</sub>	supply voltage		2.7	-	3.6	V
VI	input voltage		0	-	5.5	V
V <sub>IH</sub>	HIGH-level input voltage		2.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage		-	-	0.8	V
I <sub>OH</sub>	HIGH-level output current		-32	-	-	mA
I <sub>OL</sub>	LOW-level output current	none	-	-	32	mA
		current duty cycle $\leq$ 50 %; $f_i \geq$ 1 kHz	-	-	64	mA
T <sub>amb</sub>	ambient temperature	in free-air	-40	-	+85	°C
$\Delta t / \Delta V$	input transition rise and fall rate	outputs enabled	-	-	10	ns/V

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

## 9. Static characteristics

#### Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Max	Unit
T <sub>amb</sub> = -4	40 °C to +85 °C					
V <sub>IK</sub>	input clamping voltage	$V_{CC}$ = 2.7 V; $I_{IK}$ = -18 mA	-1.2	-0.85	-	V
V <sub>OH</sub>	HIGH-level output voltage	$I_{OH}$ = –100 $\mu A;$ $V_{CC}$ = 2.7 V to 3.6 V	$V_{CC} - 0.2$	2 V <sub>CC</sub>	-	V
		$I_{OH} = -8 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.4	2.5	-	V
		$I_{OH} = -32 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.0	2.3	-	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>CC</sub> = 2.7 V				
		I <sub>OL</sub> = 100 μA	-	0.07	0.2	V
		I <sub>OL</sub> = 24 mA	-	0.3	0.5	V
		V <sub>CC</sub> = 3.0 V				
		I <sub>OL</sub> = 16 mA	-	0.25	0.4	V
		I <sub>OL</sub> = 32 mA	-	0.3	0.5	V
		I <sub>OL</sub> = 64 mA	-	0.4	0.55	V
V <sub>OL(pu)</sub>	power-up LOW-level output voltage	$V_{CC}$ = 3.6 V; $I_O$ = 1 mA; $V_I$ = $V_{CC}$ or GND	[2] _	0.1	0.55	V
l <sub>l</sub>	input leakage current	control pins				
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = V_{CC} \text{ or GND}$	-	0.1	±1	μA
		$V_{CC} = 0 V \text{ or } 3.6 V; V_1 = 5.5 V$	-	0.4	10	μA
		input data pins	[3]			
		$V_{CC} = 0 V \text{ or } 3.6 V; V_1 = 5.5 V$	-	0.4	10	μA
		$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = V_{CC}$	-	0.1	1	μA
		V <sub>CC</sub> = 3.6 V; V <sub>I</sub> = 0 V	-5	-0.4	-	μA
I <sub>OFF</sub>	power-off leakage current	$V_{CC} = 0$ V; V <sub>1</sub> or V <sub>0</sub> = 0 V to 4.5 V	-	0.1	±100	μA
I <sub>BHL</sub>	bus hold LOW current	V <sub>CC</sub> = 3 V; V <sub>I</sub> = 0.8 V	75	135	-	μA
I <sub>BHH</sub>	bus hold HIGH current	$V_{CC} = 3 \text{ V}; \text{ V}_{I} = 2.0 \text{ V}$	-	-135	-75	μA
I <sub>BHLO</sub>	bus hold LOW overdrive current	input data pins; V <sub>I</sub> = 0 V to 3.6 V; V <sub>CC</sub> = 3.6 V	<u>[4]</u> 500	-	-	μA
I <sub>BHHO</sub>	bus hold HIGH overdrive current	input data pins; V <sub>I</sub> = 0 V to 3.6 V; V <sub>CC</sub> = 3.6 V	<u>[4]</u> _	-	-500	μA
I <sub>LO</sub>	output leakage current	output in HIGH-state when $V_O > V_{CC}$ ; $V_O = 5.5 V$ ; $V_{CC} = 3.0 V$	-	50	125	μA
I <sub>O(pu/pd)</sub>	power-up/power-down output current	$V_{CC} \le 1.2$ V; $V_O = 0.5$ V to $V_{CC}$ ; $V_I = GND$ or $V_{CC}$ ; nOE = don't care	<u>[5]</u> _	1	±100	μΑ
l <sub>oz</sub>	OFF-state output current	$V_{CC}$ = 3.6 V; $V_{I}$ = $V_{IH}$ or $V_{IL}$				
		output HIGH: $V_0 = 3.0 V$	-	0.5	5	μA
		output LOW: $V_0 = 0.5 V$	-5	0.5	-	μA
I <sub>CC</sub>	supply current	$V_{CC} = 3.6 \text{ V}; \text{ V}_{I} = \text{GND or } \text{V}_{CC}; \text{ I}_{O} = 0 \text{ A}$				
		outputs HIGH	-	0.07	0.12	mA
		outputs LOW	-	4.0	6.0	mA
		outputs disabled	[6]	0.07	0.12	mA

#### 3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

At recom	At recommended operating conditions; voltages are referenced to $GND$ (ground = 0 V).						
Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Мах	Unit	
$\Delta I_{CC}$	additional supply current	per input pin; V_{CC} = 3.0 V to 3.6 V; one input at V_{CC} - 0.6 V, other inputs at V_{CC} or GND	<u>[7]</u> -	0.1	0.2	mA	
CI	input capacitance	input pins; $V_1 = 0 V \text{ or } 3.0 V$	-	3	-	pF	
Co	output capacitance	output pins nQn; outputs disabled; $V_O = 0 V \text{ or } V_{CC}$	-	9	-	pF	

#### Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V)

[1] Typical values are measured at V\_{CC} = 3.3 V and at T\_{amb} = 25 °C.

[2] For valid test results, data must not be loaded into the flips-flops (or latches) after applying power.

[3] Unused pins at  $V_{CC}$  or GND.

[4] This is the bus hold overdrive current required to force the input to the opposite logic state.

[5] This parameter is valid for any V<sub>CC</sub> between 0 V and 1.2 V with a transition time of up to 10 ms. From V<sub>CC</sub> = 1.2 V to V<sub>CC</sub> = 3.3 V  $\pm$  0.3 V a transition time of 100  $\mu$ s is permitted. This parameter is valid for T<sub>amb</sub> = 25 °C only.

[6]  $I_{CC}$  is measured with outputs pulled to  $V_{CC}$  or GND.

[7] This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.

### **10.** Dynamic characteristics

#### Table 7.Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 10.

Symbol	Parameter	Conditions	Min	Typ <mark>[1]</mark>	Мах	Unit
T <sub>amb</sub> = -40	°C to +85 °C					
f <sub>max</sub>	maximum frequency	nCP; V <sub>CC</sub> = 3.3 V $\pm$ 0.3 V; see Figure 7	150	-	-	MHz
t <sub>PLH</sub>	LOW to HIGH	nCP to nQn; see Figure 7				
propagation delay	propagation delay	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5	2.9	5.0	ns
		$V_{CC} = 2.7 V$	-	-	5.6	ns
t <sub>PHL</sub> HIGH to LOW propagation delay	nCP to nQn; see Figure 7					
	propagation delay	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5	3.0	5.0	ns
		$V_{CC} = 2.7 V$	-	-	5.6	ns
t <sub>PZH</sub>	OFF-state to HIGH propagation delay	nOE to nQn; see Figure 8				
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5	3.2	4.8	ns
		$V_{CC} = 2.7 V$	-	-	6.0	ns
t <sub>PZL</sub>	OFF-state to LOW	nOE to nQn; see Figure 8				
	propagation delay	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	1.5	3.0	4.6	ns
		$V_{CC} = 2.7 V$	-	-	5.2	ns
t <sub>PHZ</sub>	HIGH to OFF-state	nOE to nQn; see Figure 8				
	propagation delay	$V_{CC}=3.3~V\pm0.3~V$	1.5	3.9	5.4	ns
		$V_{CC} = 2.7 V$	-	-	6.0	ns
t <sub>PLZ</sub>	LOW to OFF-state	nOE to nQn; see Figure 8				
	propagation delay	$V_{CC}=3.3~V\pm0.3~V$	1.5	3.4	4.6	ns
		$V_{CC} = 2.7 V$	-	-	5.0	ns

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

Symbol	Parameter	Conditions	Min	n Typ <mark>[1]</mark>	Max	Unit
t <sub>su</sub>	set-up time	nDn to nCP; HIGH or LOW; see <u>Figure 9</u>	[2]			
		$V_{CC}=3.3~V\pm0.3~V$	2.0	0.7	-	ns
		$V_{CC} = 2.7 V$	2.0	-	-	ns
t <sub>h</sub> hold time	hold time	nDn to nCP; HIGH or LOW; see Figure 9	[3]			
		$V_{CC}=3.3~V\pm0.3~V$	0.8	0	-	ns
		$V_{CC} = 2.7 V$	0.1	-	-	ns
t <sub>W</sub>	pulse width	nCP HIGH; see Figure 7	[4]			
		$V_{CC}=3.3~V\pm0.3~V$	1.5	0.6	-	ns
		$V_{CC} = 2.7 V$	1.5	-	-	ns
		nCP LOW; see Figure 7				
		$V_{CC}=3.3~V\pm0.3~V$	3.0	1.6	-	ns
		$V_{CC} = 2.7 V$	3.0	-	-	ns

#### Table 7. Dynamic characteristics ... continued


[1] All typical values are at  $V_{CC}$  = 3.3 V and  $T_{amb}$  = 25 °C.

 $\label{eq:tsu} [2] \quad t_{su} \text{ is the same as } t_{su(H)} \text{ and } t_{su(L)}.$ 

 $t_h$  is the same as  $t_{h(H)}$  and  $t_{h(L)}$ . [3]

 $t_W$  is the same as  $t_{W(H)}$  and  $t_{W(L)}$ . [4]

### 11. Waveforms





#### Table 8. **Measurement points**

Input	Output		
V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>
1.5 V	1.5 V	V <sub>OL</sub> + 0.3 V	$V_{OH} - 0.3 V$

# 74LVT16374A; 74LVTH16374A


3.3 V 16-bit edge-triggered D-type flip-flop; 3-state





# 74LVT16374A; 74LVTH16374A

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state




#### Table 9. Test data

Input			Load		V <sub>EXT</sub>			
VI	f <sub>i</sub>	t <sub>W</sub>	t <sub>r</sub> , t <sub>f</sub>	CL	RL	t <sub>PHZ</sub> , t <sub>PZH</sub>	t <sub>PLZ</sub> , t <sub>PZL</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>
2.7 V	$\leq$ 10 MHz	500 ns	$\leq$ 2.5 ns	50 pF	500 Ω	GND	6 V	open

# 74LVT16374A; 74LVTH16374A

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state


### 12. Package outline



#### Fig 11. Package outline SOT370-1 (SSOP48)

All information provided in this document is subject to legal disclaimers.


3.3 V 16-bit edge-triggered D-type flip-flop; 3-state



#### Fig 12. Package outline SOT362-1 (TSSOP48)

All information provided in this document is subject to legal disclaimers.


3.3 V 16-bit edge-triggered D-type flip-flop; 3-state



#### Fig 13. Package outline SOT702-1 (VFBGA56)

All information provided in this document is subject to legal disclaimers.

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state



HXQFN60U: plastic thermal enhanced extremely thin quad flat package; no leads; 60 terminals; UTLP based; body 4 x 6 x 0.5 mm

#### Fig 14. Package outline SOT1134-1 (HXQFN60U)

All information provided in this document is subject to legal disclaimers.

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

## **13. Abbreviations**

Table 10. Abbreviations						
Acronym	Description					
BiCMOS	Bipolar Complementary Metal Oxide Semiconductor					
DUT	Device Under Test					
ESD	ElectroStatic Discharge					
HBM	Human Body Model					
MM	Machine Model					
TTL	Transistor-Transistor Logic					

## 14. Revision history

Table 11. Revision histo	ory				
Document ID	Release date	Data sheet status	Change notice	Supersedes	
74LVT_LVTH16374A_7	20100322	Product data sheet	-	74LVT_LVTH16374A_6	
Modifications:	<ul> <li>74LVTH1637 package.</li> </ul>	4ABQ changed from HUQF	N60U (SOT1025-1) to	HXQFN60U (SOT1134-1)	
74LVT_LVTH16374A_6	20100118	product data sheet	-	74LVT16374A_5	
Modifications:	<ul> <li>The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.</li> <li>Legal texts have been adapted to the new company name where appropriate.</li> </ul>				
	<ul> <li>Added type numbers 74LVTH16374ADGG (TSSOP48) and 74LVTH16374ABQ (HUQFN60U)</li> </ul>				
74LVT16374A_5	20040916	product data sheet	-	74LVT16374A_4	
74LVT16374A_4	20021101	product specification	-	74LVT16374A_3	
74LVT16374A_3	19991018	product specification	-	74LVT16374A_2	
74LVT16374A_2	19980219	product specification	-	-	

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

### **15. Legal information**

#### 15.1 Data sheet status

Document status[1][2]	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 15.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use in automotive applications — This NXP Semiconductors product has been qualified for use in automotive applications. The product is not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

### **16. Contact information**

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

# 74LVT16374A; 74LVTH16374A

3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

### **17. Contents**

1	General description 1
2	Features and benefits 1
3	Ordering information 2
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning
5.2	Pin description 5
6	Functional description 5
7	Limiting values 6
8	Recommended operating conditions 6
9	Static characteristics 7
10	Dynamic characteristics 8
11	Waveforms 9
12	Package outline 12
13	Abbreviations 16
14	Revision history 16
15	Legal information 17
15.1	Data sheet status 17
15.2	Definitions 17
15.3	Disclaimers
15.4	Trademarks 17
16	Contact information 18
17	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 March 2010 Document identifier: 74LVT\_LVTH16374A\_7